M10.: Implementation and analysis of sequential networks

Place: Q BP110.

Required knowledge

  • Digital design knowledge.
  • Verilog knowledge!!!!
  • Basic Xilin ISE knowledge (Exercise 3.)
  • Xilinx ChipScope (Logic analyzers and Xilinx ChipScope documentation)

PLEASE PREPARE FROM THE VERILOG BASICS! You can find the necessary material at Measurement 3!

Course Materials

Related web page

© 2010-2024 BME MIT