An Overview on Code Synthesis and Runtime Verification *A Broad Vision of our Goals and Achievements*

Gergely Pintér

Budapest University of Technology and Economics Department of Measurement and Information Systems

- A formal semantics for UML state machines
- A method for the *automatic implementation* of UML state machines
- Two verification methods for the runtime evaluation of state-based behavior

A formal semantics for UML state machines

mentation

untime

 A method for of UML state
 Two verification of state-based behavior

- A formal semantics for UML state machines
- A method for the automatic implementation of UML state machines

Two verification

Code Synthesis

Intime

- How to *implement* the control structure described by a statechart?
- Demonstrated by code generation for a µC based device.

Runtime Verification How to check that the 272 application actually behaves according to its specification? A forma chines • How to add extra timing related requirements to a statechart A metho itation and check them during runtime? of UML S Two verification methods for the runtime

evaluation of state-based behavior

- A formal semantics for UML state machines
- A method for the *automatic implementation* of UML state machines
- Two verification methods for the runtime evaluation of state-based behavior

- A formal semantics for UML state machines
- A method for the automatic implementation of UML state machines
- Two verification methods for the runtime evaluation of state-based behavior

Research Focus:

- Unambiguous specification,...
- ...automatic implementation and...
- ...runtime verification of...
 complex control structures

When talking about "Control Structures"...

es

n

We are talking about control concept of programming and modeling languages (e.g., do-while loops, if-else branches, functions, even processes or threads)...
...and not process control concepts like PID controllers, ZOHs, etc.
...i.e., "how C/C++/Java/etc. statements

are organized into a program"

Research Focus:

A for

A me

of U

Two

evalua

- Unambiguous specification,...
- ...automatic implementation and...
- ...runtime verification of...
 complex control structures

Let's Focus a Bit on Automatic Code Synthesis...

Originally aimed benefits:

- Substitution of a labor-intensive error-prone task with a proven correct automatic tool
 - Reduction of development costs
 - Human effort, time, maintenance cost
 - Increase in code quality
 - Complex, hard to understand parts generated automatically
 - Human focus on key tasks (i.e., atomic activities), boring labor-intensive maintenance of the control structure carried out by a tool


Let's Focus a Bit on Automatic Code Synthesi These goals are important indeed, but there is a much

• We are using ever more computing cores in devices,...

broader horizon ahead of us:

these cores may be dedicated to various goals and • ...are frequently idle due to "badly written programs"...

• ...while consuming energy riuman focus on key tasks (i.e., atomic activities), boring labor-intensive maintenance of the control structure carried out by a tool



But why should a programmer understand much the inner details of a multi-core CPU? res in devices,. various goals and... (That may have not even been manufactured yet...) tten programs"... These goal ...these cores may be dedicated broader horizon • We are using ever m ...are frequently idle due to "bad • ...while consuming energy **Citation** form an actual CPU expert numan focus on key tasks labor-intensive maintenance of the carried out by a tool

Let's Focus a Bit on Automatic Code a much

Idea Extend visual control models with information about the joals an most beneficial platform and do the mapping automatically by the control code synthesis tool L ...are frequency

Oria

These

broad

agerstand parts generated

...while consuming numan focus on key tasks (i.e., atomic activities), boring labor-intensive maintenance of the control structure carried out by a tool

Presentation Structure

Wide Context and Future Research Goals

Achievements Until Now

Demonstration

Presentation Structure

Wide Context and Future Research Goals

Achievements Until Now

Demonstration



Presentation Structure

Warning: The next part of the presentation is mostly brain storming about *future research activities.* Do not expect proven, fine-tuned solutions! Our goal here is to give a broad overview on our *planned work* and *discuss* our and *your ideas* concerning the subject.

RENTAL

EXPLICIT CONTEN

Control Hierarchy

State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

State-Transition Model

Detailed Activity Model

Process/Thread Model


Methods, Statements

Machine Instructions

Micro-Instructions

State-Transition Model

- UML statecharts
- Matlab/Stateflow diagrams
- Harel statecharts, etc.



Control Hierarch Typical Description

Top-level organization of activities

State-Transition Model

Detailed Activity Model

Process/Thread Model


Methods, Statements

Machine Instructions

Micro-Instructions

State-Transition Model

- UML statecharts
- Matlab/Stateflow diagrams
- Harel statecharts, etc.



State-Transition Model

Detailed Activity Model

Process/Thread Model


Methods, Statements

Machine Instructions

Micro-Instructions

Detailed Activity Model

- UML activity diagrams
- Matlab/Stateflow diagrams



Control Hierarch Typical Description

Detailed specification of activities

State-Transition Model

Detailed Activity Model

Process/Thread Model


Methods, Statements

Machine Instructions

Micro-Instructions

Detailed Activity Model

- UML activity diagrams
- Matlab/Stateflow diagrams



State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

Process/Thread Model

 Top-level structure of the source code (approximately)

```
src/
signal_processing/
Makefile
some_dsp_library.c
io/
Makefile
some_io_library.c
Makefile
main.c
```

Control Hi Typical Descri

Assignment of activities to program images thus selection of target architecture (Makefiles are shown for a reason)

State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

Process/Thread Model

 Top-level structure of the source code (approximately)

```
src/
signal_processing/
Makefile
some_dsp_library.c
io/
Makefile
some_io_library.c
Makefile
main.c
```

State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

Methods, StatementsSource code of methods

#ifndef SOME_IO_LIBRARY
#define SOME_IO_LIBRARY

```
int
some_io_method() {
  for (...)
    if (...) {
        // ...
    } else {
        // ...
    }
}
```

Control Hierarchur Typical Descriptio

Implementation of activities in a highlevel language

State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

Methods, StatementsSource code of methods

#ifndef SOME_IO_LIBRARY
#define SOME_IO_LIBRARY

```
int
some_io_method() {
  for (...)
    if (...) {
      // ...
    } else {
      // ...
    }
}
```

State-Transition Model

Detailed Activity Model

Process/Thread Model

Methods, Statements

Machine Instructions

Micro-Instructions

Machine Instructions

 Machine (assembly) language sources

```
some_io_method:
   pushq %rbp
   movq %rsp, %rbp
   subq $16, %rsp
   movl %edi, -4(%rbp)
   movl $0, -8(%rbp)
   movl -8(%rbp), %eax
   cmpl -4(%rbp), %eax
   jge .L4
```

State-Transition Model

Detailed Activity Model

Process/Thread Model


Methods, Statements

Machine Instructions


Micro-Instructions

Micro-Instructions


- Implementation of machine instructions in the CPU
- Multiple pipelines, ALUs, caches, etc.




Control Hierarchy: A Chain of Jobs




Control Hierarchy: <u>A Chain of Jobs</u>



Effects of Task-Core Assignment






We will use this activity model as an example (actually a mixed form of the state and activity models for simplicity reasons). Vertical bars are fork/join symbols, rounded rectangles are activities

Effec


5

2

We will use this image for representing a multi-core CPU



Effects of Task-Core Assignment





OK, so I have to organize this activity structure into a program...

6

(Jon, programmer)


Effects of Task-Core Assignment








6

(Jon, programmer)










"I paid 2000 bucks for this computer and my game is still *crawling*." (Johnny, Gamer)

8



"I paid 2000 bucks for this computer and my game is still *crawling*." (Johnny, Gamer)

"Our processor is perfect, your program is *badly written*. One of the cores is entirely idle because the entire program is running in a *single thread* on a *single core*."

(Jonathan, CPU Expert)

"I paid 2000 bucks for this computer and my game is still *crawling*." (Johnny, Gamer)


(Jon, Programmer)

8


"Our processor is perfect, your program is *badly written*. One of the cores is entirely idle because the entire program is running in a *single thread* on a *single core*."

han bara Yev Nea


(Jonathan, CPU Expert)





Maybe if I divide the single process into two threads...















"I paid 2000\$ for this laptop and it is burning a hole in my pants." (Johnny, Gamer) 5 8



"I paid 2000\$ for this laptop and it is *burning* a hole in my pants."

(Johnny, Gamer)

"Our processor is perfect, your program is badly written. A partially loaded core is running at full clock frequency, however the power consumption can be reduced by decreasing core speed."

(Jonathan, CPU Expert)

"I paid 2000\$ for this laptop and it is *burning* a hole in my pants."

(Johnny, Gamer)

(Jon, Programmer)


"Our processor is perfect, your program is badly written. A partially loaded core is running at full clock frequency, however the power consumption can be reduced by decreasing core speed."

(Jonathan, CPU Expert)

Maybe if during step 2 and 4 I decrease the core speed can reduce heat dissipation...

.

8



2


8


3


5

6

7







. .


•••


2


Time/Power Consumption













"Let me draw your attention to our brand new embedded CPU with...

- One general-purpose fixed-point core and...
- Two high speed RISC floating point cores.

You will be able to re-organize your program such way that it will run even faster with lower power consumption..." (Jonathan, CPU Expert)





"To exploit the benefits of the shining new CPU..." (Jonathan, CPU Expert)

600000000000000

Effects of Task-Core

AS

6


2


5

8

"...you only have to re-organize you threads this way..." (Jonathan, CPU Expert)


600000000000000






"...and look: spared some more time. Just had to reorganize the implementation of the top-level control structure." (Jonathan, CPU Expert)

'ask-Core ment





"...and look: spared some more time. Just had to reorganize the implementation of the top-level control structure." (Jonathan, CPU Expert)



OK, that's it. I've never been a CPU expert and never wanted to be one. This task allocation magic should be done by somebody else. "...and *look*: spared some more time. Just had to re-write the top-level control structure." (Jonathan, CPU Expert)

"Jon is right: we are actually missing a role here!" (Mr. Johnson, manager)

OK, that's it. I've never been a CPU expert and never wanted to be one. This task allocation magic should be done by somebody else.

125 X-COTE

ment

"...and look: spared some more time. Just had to re-write the top-level control structure." (Jonathan, CPU Expert)

Idea:

Annotate high-level control structure with typical resource consumption characteristics (e.g., mostly FPU-intensive step, mostly IO-intensive step, etc.) and...
 ...do thread-core allocation automatically

In practice: extend our already existing code generation solution with "*multi-core awareness**".

* Citation from a CPU expert

Presentation Structure

Wide Context and Future Research Goals

Achievements Until Now

Demonstration

Presentation Structure

Wide Context and Future Research Goals

Achievements Until Now

Demonstration

Understanding complex control structures Unambiguous formal semantics for UML statecharts Mapped to Kripke transition systems Relations of activities expressed by PERT-graphs Support for arbitrary complexity This is the entry point for multi-core awareness! Automatic implementation of control structures Automatic code synthesis for ANSI-C and Java Demonstrated even on a *Mitmot* device …actually schedules the precisely calculated activity PERT graphs to a single thread...

Runtime verification
 Reference specification:

 UML Statecharts
 Temporal correctness criteria (PLTL)

 Not even mentioned here but at least as important as code synthesis

Solving Jon's Problem...






Formal Semantics for Statecharts

Control Code Synthesis (Multi-Core Unaware)

Resource/Multi-Core Awareness...



Achievements Unt

Solving Jon's Problem...

✓ Formal Semantics for Statecharts

Control Code Synthesis (Multi-Core Unaware)

By the way, this was my PhD thesis...

wareness...

Hmmm...

Still working...

Presentation Structure

Wide Context and Future Research Goals

Achievements Until Now


Demonstration


Presentation Structure


Wide Context and Future Research Goals


Achievements Until Now

Demonstration











Start simulation




Stop simulation

-Events

LampSwitchEvent	Submit event
CameraSwitchEvent	
CrossingEnteredEvent	
TimerEvent	
CarArrivedEvent	







Stop simulation

-Events

LampSwitchEvent	Submit event
CameraSwitchEvent	
CrossingEnteredEvent	
TimerEvent	
CarArrivedEvent	




Submit event




Stop simulation

-Events

LampSwitchEvent	Submit event
CameraSwitchEvent	
CrossingEnteredEvent	
TimerEvent	
CarArrivedEvent	



LampSwitchEvent CameraSwitchEvent	Submit event
CrossingEnteredEvent	
TimerEvent	
CarArrivedEvent	



Stop simulation


-Events-


LampSwitchEvent	Submit event
CameraSwitchEvent	<u></u>
CrossingEnteredEvent	
TimerEvent	
CarArrivedEvent	


🗟 Modeling - hu.bme.mit.pinterg.pun	nl_rsa.examples.traffic_light.model.cg - Rational Software Architect	- 8 🔀	
	Modeling Run RSA Utilities Menu <u>W</u> indow <u>H</u> elp		
i 🗗 • 🛛 🕒 i 🏦 i 🎯 i 🔛 🔍	🦞 🗢 🔗 • 🌆 • 🏊 • 🖉 🖋 🔂 • 🖢 • 🖢 • 🖓 • 😓 •	₽ ×	
Project Explorer 🛛 🗖 🗖	😢 hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.model.cg 🗙	- 8	
	Editing /hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.model/hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.model.cg		
	Code generation properties		
Harbinermitiplinterg.puml_rsa.example	 Input properties 		
🖃 😕 Diagrams	Input data for code generation	1	
hu.bme.mit.pinterg.puml_rsa.	Input model path: hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.model.emx 💽		
hu.bme.mit.pinterg.puml_rsa.	 Code generation properties 		
hu.bme.mit.pinterg.puml_rsa.exa	Settings for the code generation		
🖻 🔁 hu.bme.mit.pinterg.puml_rsa.example	Target project: hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.impl 🖌		
⊕	Target source folder:		
" " " nu.bme.mit.pinterg.pumi_rsa.generat " " hu.bme.mit.pinterg.pumi2.foundation:			
 Hubme.mit.pinterg.synchronization.m 	hardware and hardware a		
1	Overwrite existing files: 🔽		
If satisfied, set-up code generation properties			
An outline is not available.			
An outline is not available.	Properties 🛛 Tasks Console Bookmarks Problems JUnit Error Log		
	Property Value		
		>	


- 8 🔀 😫 Modeling - Rational Software Architect File Edit Navigate Search Project Data RSA Utilities Menu Window Help Modelina Run » (⊐ - ⊂) -E - 🗂 -...and run our code F 陷 Project Explorer 🛛 🗙 generator to synthesize 5 \bigtriangledown F 🕀 🚰 hu.bme.mit.pinterg.collections [morg the implementation of the 🖨 🔂 hu.bme.mit.pinterg.puml_rsa.example 🚊 🦽 src control structure. 💼 册 hulbmelmitlpinterg.puml rsa. 🛓 🖶 hu.bme.mit.pinterg.puml_rsa. 🕀 hu.bme.mit.pinterg.puml_rsa. 🖮 🖶 hu.bme.mit.pinterg.puml_rsa.generated.signals 🗄 🕖 CameraSwitchSignal, java 😟 🚺 CarArrivedSignal.java 🖓 CrossingEnteredSignal.jav ±۰ 🗄 🕖 LampSwitchSignal.java 🗄 🕖 TimerSignal.java 🖻 🛋 JRE System Library [idk] 🖻 🗁 hu.bme.mit.pinterg.puml_rsa.example 🛓 😂 hu.bme.mit.pinterg.puml_rsa.example 🖻 🚰 hu.bme.mit.pinterg.puml_rsa.generat 🗄 🗁 hu.bme.mit.pinterg.puml_rsa.generat 🗄 🚰 hu.bme.mit.pinterg.puml2.foundation: 🗄 🗁 hu.bme.mit.pinterg.synchronization.m < > 🕂 Outline 🖾 Inheritance Ex.. $\overline{\nabla}$ Properties X Tasks | Console | Bookmarks | Problems | JUnit | Error Log An outline is not available. Properties are not available. ,∎≎, 🌐 hu.bme.mit.pinterg.puml_rsa.generated.signals - hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.impl/src 00

😒 Modeling - TrafficLight.java - Ratio			_	8 🔀
<u> Eile E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Sear	ch <u>P</u> roje	ect Da <u>t</u> a <u>M</u> odeling <u>R</u> un RSAUtilities Menu <u>W</u> indow <u>H</u> elp		
	2 0	- ◊ • ☆ • ○ • ⊨ • ♀ • <i>⊗ ◇</i> ि • ⊿ ⊫ ½ • ₽ • ↓ ↓ - → •	Ē	» »
🎦 Project Explorer 🗙 📃 🗖	🚺 Traff	icLight.java 🕱		
🗖 🔄 🗸		<pre>protected static final GPERTGraph idPERTGraph142 = new GPERTGraph(Arrays.asList</pre>	(new G	F
🕀 😭 hu.bme.mit.pinterg.collections [morg		<pre>protected static final GPERTGraph idPERTGraph143 = new GPERTGraph(Arrays.asList</pre>		
😑 🔂 hu.bme.mit.pinterg.puml_rsa.example		protected static final GPERTGraph idPERTGraph144 = new GPERTGraph(Arrays.asList	•	
🖃 🥵 src		<pre>protected static final GPERTGraph idPERTGraph145 = new GPERTGraph(Arrays.asList protected static final GPERTGraph idPERTGraph146 = new GPERTGraph(Arrays.asList)</pre>	-	
🕀 🛺 hu.bme.mit.pinterg.puml_rsa.		protected static final GPERTGraph idPERTGraph146 = new GPERTGraph(Arrays.asList protected static final GPERTGraph idPERTGraph147 = new GPERTGraph(Arrays.asList		
hu.bme.mit.pinterg.puml_rsa.		protected static final GPERTGraph idPERTGraph148 = new GPERTGraph(Arrays.asList		
💼 🚺 TrafficLight.java		protected static final GPERTGraph idPERTGraph149 = new GPERTGraph(Arrays.asList	-	_
🖶 hu.bme.mit.pinterg.puml_rsa. 🗄 🖶 hu.bme.mit.pinterg.puml_rsa.				
Indiometalic pinterg.pdm_rsa. Image: Indiometalic pinterg.pdm_rsa. Image: I		// GTransitionConglomerate instances		
Image: State System Lister, Data	Θ	<pre>protected static final GTransitionConglomerate idTransitionConglomerateE150 = r</pre>	ew GTr	ε
🗊 🔁 hu.bme.mit.pinterg.puml_rsa.example		// GTransitionConglomerate.enabling		
🗈 🔓 hu.bme.mit.pinterg.puml_rsa.generat		<pre>Arrays.asList(new GState[] { idWState87}), // GTmonsitionGooplements trianged</pre>		
🗄 🚔 hu.bme.mit.pinterg.puml_rsa.generat		<pre>// GTransitionConglomerate.triggers Arrays.asList(new java.lang.Class[] {TimerSignal.class}),</pre>		
in the second se		// GTransitionConglomerate.guards		
⊞…⊖ hu.bme.mit.pinterg.synchronization.m		<pre>Arrays.asList(new GConstraint[] {idWPreviousConfigurationConstraint101}),</pre>		
		// GTransitionConglomerate.possiblyLeftStateHierarchySet		
		<pre>new java.util.HashSet<gstatehierarchynode>(Arrays.asList(new GStateHierarchyNode>)</gstatehierarchynode></pre>	yNode []
		// GTransitionConglomerate.effect		
		<pre>idPERTGraph142, // GTransitionConglomerate.enteredStateHierarchySet</pre>		
		new java.util.HashSet <gstatehierarchynode>(Arrays.<i>asList</i>(new GStateHierarch</gstatehierarchynode>	vyNode []
	Θ); 	CT-	_
<	0	<pre>protected static final GTransitionConglomerate idTransitionConglomerateC151 = r // GTransitionConglomerate.enabling</pre>	lew Gir	8
🗄 Outline 🛛 🛛 Inheritance Ex 🖳 🗖	<		>	
	Prop	erties 🖾 Tasks Console Bookmarks Problems JUnit Error Log		
+Z hu.bme.mit.pinterg.puml_rsa.ge				
	Propert	ies are not available.		
⊡				
🔗 F idWState86 : GState				
🤌 F_ idWState87 : GState				
→ ^{SF} idWState88 : GState				
•••• ••• idWState89 : GState				
SE .				
🕴 📑 🛄 🚺 hu.bme.mit.pinterg.puml_rs	a.genera	ted.behaviors.TrafficLight.java - hu.bme.mit.pinterg.puml_rsa.examples.traffic_light.impl/src		









Presentation Structure

Wide Context and Future Research Goals

Achievements Until Now

Demonstration



"I need more processing power with less energy consumption for the same price."

(Johnny, Gamer)

"Our perfect CPUs deserve better written programs!" (Jonathan, CPU Expert)

"Let the CPU-specific control structure organization calculated by somebody else." (Jon, Programmer)