















Boolean and DSP48 Types		
 The Xilinx blockset also uses the type Boolean for control ports, such as CE and RESET The Boolean type is a variant of the one- bit unsigned number in that it will always be defined (High or Low). 	Constant (Xilinx Constant Block) Basic DSP48 Advanced Use Sociean Signed (2's comp) Unsigned ODSP48 instruction Constant value 1 Number of bits 16 Binaw point 14	
 A one-bit unsigned number can become invalid; a Boolean type cannot The DSP48 type is accessible 	Sample Period	
when you parameterize a constant—it is helpful when driving the OPMODE input of the DSP48 block	OK Cancel Help Apply	
Basic XDC 9 ©2011 Xilinx, Inc. All Fight	Is Peserved For Academic Use Only	

Knowledge Check		
 Using the technique below, convert the following fractional values Define the format of the following twos complement binary fraction and calculate the value it represents 1 1 0 0 0 1 1 0 1 0 1 1 Format = < > Value =		
 What format should be used to represent a signal that has: a) Max value: +1 b) Max value: 0.8 c) Max value: 278 Min value: -1 Quantized to 12-bit data Format =< > Format =< > 		
Fill in the table: Operation Full Precision Output Type <fix_12_9> + <fix_8_3> <fix_8_7> x <ufix_8_6></ufix_8_6></fix_8_7></fix_8_3></fix_12_9>		
Basic XDC 10		

Answers		
 Using the technique bel Define the format o the value it represe 1 1 0 	ow, convert the following fra f the following twos complements 0 1 0 1	ctional valuesnt binary fraction and calculate1Format = < Fix_12_5 >Value = -917 = -28.6562532
What format should a) Max value: +1 Min value: -1 Quantized to 12-t Format = < FIX_1	be used to represent a signal b) Max value: 0.8 Min value: 0.2 Quantized to 10-bit 2_10 > Format = <ufix_10_< td=""><td>that has: c) Max value: 278 Min value: -138 data Quantized to 11-bit data 10> Format = < FIX _11_1></td></ufix_10_<>	that has: c) Max value: 278 Min value: -138 data Quantized to 11-bit data 10> Format = < FIX _11_1>
Fill in the table: Operation Full Precision Output Type		
	<pre><fix_12_9> + <fix_8_3> <fix_8_7> x <ufix_8_6></ufix_8_6></fix_8_7></fix_8_3></fix_12_9></pre>	<fix_15_9> <fix_16_13></fix_16_13></fix_15_9>
Basic XDC 11	© 2011 Xilinx, Inc. All Rights Reserved	For Academic Use Only

























System Generator Token		
Selecting a co	mpliation target	
System Generator: counter_enabled System Generator: Compilation Clocking Compilation Clocking Coneral	Speed up simulation • Various varieties of hardware co-simulation	
Compilation : > HDL Netlist Settings Part : Settings	Generate Hardware • HDL Netlist, NGC Netlist, Bitstream	
Virtex6 xc6vsx315L-3111156 Synthesis tool : Hardware description language : KST VrHDL	Analyze Performance • Timing Analysis	
Target directory : Inetist Browse	Connect in a larger design • Export as pcore to EDK • Connect in ISE Foundation	
Create interface document Import as configurable subsystem		
Generate OK Apply Cancel Help		
Basic XDC 24	S XILINX	



