

ARM Cortex Core microcontrollers

7th DMA (*Direkt Memory Access*)

Scherer Balázs


DMA overview I.

Peripheral and memory transfers without interacting with the MCU

- Peripheral – Peripheral
- Memory – Peripheral
- Memory – Memory

- The usage of DMA can reduce the number of interrupts, and also can simplify the hardware by eliminating the need for individual peripheral buffers

DMA overview II.



DMA overview II.

- Every DMA cycle is consist of two phases
 - In case of peripheral to memory transfer
 - Peripheral read
 - Memory write
- The DMA controller do not process the data

DMA controller programming

- Similar to other peripherals. Information to program:
 - Source base address
 - Destination base address
 - Source and Destination address increment
 - Block size
 - Number of cycles
 - IT used to signal transfer end, or half transfer
 - Burst or single phase access
 - Burst is more efficient, but can delay other masters


Peripheral – Memory transfer

- AHB transfer requires 2 cycles at AHB clock rate
- APB transfer also requires 2 cycles at APB clock frequency, and additional two at AHB clock rate
- Example SPI to memory cycle:


$$\begin{aligned}\text{SPI to SRAM DMA transfer} &= \text{SPI transfer (APB)} + \text{SRAM transfer (AHB)} + \text{free cycle(AHB)} \\ &= (2 \text{ APB cycles} + 2 \text{ AHB cycles}) + 2 \text{ AHB cycles} + 1 \text{ AHB cycle} \\ &= 2\text{APB Cycles} + 5 \text{ AHB cycles}\end{aligned}$$

DMA in the STM32F2, STM32F4 lines


- 2 DMA controller, and many other masters



Internal architecture of the DMA controller



Internal architecture of the DMA controller



DMA channel – peripheral connection predetermined


- Care should be taken to select possible pairing

Table 2. DMA1 request mapping

Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	SPI3_RX	-	SPI3_RX	SPI2_RX	SPI2_TX	SPI3_TX	-	SPI3_TX
Channel 1	I2C1_RX	-	TIM7_UP		TIM7_UP	I2C1_RX	I2C1_TX	I2C1_TX
Channel 2	TIM4_CH1	-	I2S3_EXT_RX	TIM4_CH2	I2S2_EXT_TX	I2S3_EXT_TX	TIM4_UP	TIM4_CH3
Channel 3	I2S3_EXT_RX	TIM2_UP TIM2_CH3	I2C3_RX	I2S2_EXT_RX	I2C3_TX	TIM2_CH1	TIM2_CH2 TIM2_CH4	TIM2_UP TIM2_CH4
Channel 4	UART5_RX	USART3_RX	UART4_RX	USART3_TX	UART4_TX	USART2_RX	USART2_TX	UART5_TX
Channel 5	UART8_TX ⁽¹⁾	UART7_TX ⁽¹⁾	TIM3_CH4 TIM3_UP	UART7_RX ⁽¹⁾	TIM3_CH1 TIM3_TRIG	TIM3_CH2	UART8_RX ⁽¹⁾	TIM3_CH3
Channel 6	TIM5_CH3 TIM5_UP	TIM5_CH4 TIM5_TRIG	TIM5_CH1	TIM5_CH4 TIM5_TRIG	TIM5_CH2	-	TIM5_UP	-
Channel 7	-	TIM6_UP	I2C2_RX	I2C2_RX	USART3_TX	DAC1	DAC2	I2C2_TX

DMA properties at STM32F4 line

- Address incrementing




- Flexible data width

- Byte (8-bit)
- Half-Word (16-bit)
- Word (32-bit)


Duoble buffering

- Typical real-time processing feature




DMA FIFO

- 4 pieces of 32-bit FIFOs
 - Threshold configurable to $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$ level
 - Packing – Unpacking feature
 - Burst mode transfer




DMA burst

- Configurable maximum to the size of the 4 pieces of 32-bit DMA FIFO
 - 16 byte, 8 half-word, 4 word max.




DMA transfer states

- Peripheral – Memory: 2 bus accesses




DMA transfer states

- Memory – Peripheral: 2 bus access




DMA arbitration

- Peripheral – Memory transfer
 - Request 1 is the higher priority one



Bus matrix access

- In case of collision round-robin access method is used
 - SRAM access example



DMA timing

- Access time

$$T_S = T_{SP} \text{ (peripheral access/transfer time)} + T_{SM} \text{ (memory access/transfer time)}$$

- Peripheral access in detail

$$T_{SP} = t_{PA} + t_{PAC} + t_{BMA} + t_{EDT} + t_{BS}$$

Description	Through bus matrix		DMA's direct paths
	To AHB peripherals	To APB peripherals	
t_{PA} : DMA peripheral port arbitration	1 AHB cycle	1 AHB cycle	1 AHB cycle
t_{PAC} : peripheral address computation	1 AHB cycle	1 AHB cycle	1 AHB cycle
t_{BMA} : bus matrix arbitration (when no concurrency) ⁽¹⁾	1 AHB cycle	1 AHB cycle	N/A
t_{EDT} : effective data transfer	1 AHB cycle ⁽²⁾ ⁽³⁾	2 APB cycles	2 APB cycle
t_{BS} : bus synchronization	N/A	1 AHB cycle	1 AHB cycle

DMA timing

- Access time

$$T_S = T_{SP} \text{ (peripheral access/transfer time)} + T_{SM} \text{ (memory access/transfer time)}$$

- Memory access in detail

$$T_{SM} = t_{MA} + t_{MAC} + t_{BMA} + t_{SRAM}$$

Description	Latency
t_{MA} : DMA memory port arbitration	1 AHB cycle
t_{MAC} : memory address computation	1 AHB cycle
t_{BMA} : bus matrix arbitration (when no concurrency) ⁽¹⁾	1 AHB cycle ⁽²⁾
t_{SRAM} : SRAM read or write access	1 AHB cycle

DMA timing example

- ADC – SRAM transfer
 - Peripheral port delay

AHB/APB2 frequency	$F_{\text{AHB}} = 72 \text{ MHz}$ / $F_{\text{APB2}} = 72 \text{ MHz}$ AHB/APB ratio = 1	$F_{\text{AHB}} = 144 \text{ MHz}$ / $F_{\text{APB2}} = 72 \text{ MHz}$ AHB/APB ratio = 2
Transfer time		
t_{PA} : DMA peripheral port arbitration	1 AHB cycle	1 AHB cycle
t_{PAC} : peripheral address computation	1 AHB cycle	1 AHB cycle
t_{BMA} : bus matrix arbitration	N/A ⁽¹⁾	N/A ⁽¹⁾
t_{EDT} : effective data transfer	2 AHB cycles	4 AHB cycles
t_{BS} : bus synchronization	1 AHB cycle	1 AHB cycle
T_{SP} : total DMA transfer time for peripheral port	5 AHB cycles	7 AHB cycles

- Memory port delay

CPU/APB2 frequency	$F_{\text{AHB}} = 72\text{MHz}$ / $F_{\text{APB2}}=72\text{MHz}$ AHB/APB ratio = 1	$F_{\text{AHB}} = 144\text{MHz}$ / $F_{\text{APB2}}=72\text{MHz}$ AHB/APB ratio = 2
Transfer time		
t_{MA} : DMA memory port arbitration	1 AHB cycle	1 AHB cycle
t_{MAC} : memory address computation	1 AHB cycle	1 AHB cycle
t_{BMA} : bus matrix arbitration	1 AHB cycle ⁽¹⁾	1 AHB cycle ⁽¹⁾
t_{SRAM} : SRAM write access	1 AHB cycle	1 AHB cycle
T_{SM} : total DMA transfer time for memory port	4 AHB cycles	4 AHB cycles

Low-level DMA programming:

UART DMA

Implementation

- USART1 already configured
- USART1 reconfiguring to use DMA
- Identifying proper DMA stream, DMA channel
- DMA clock enable
- DMA configuration
- Starting DMA transfer

USART1 reconfiguration for DMA

- USART1 has to signal the DMA that it is ready to send data
- Firmware library (USART module):
 - `LL_USART_EnableDMAReq_TX(USART1);`

Identifying DMA Channel, and Stream

- A DMA2-re van szükségünk (AHB1 busz), Channel 4, Stream 7

Table 43. DMA2 request mapping

Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	ADC1	SAI1_A ⁽¹⁾	TIM8_CH1 TIM8_CH2 TIM8_CH3	SAI1_A ⁽¹⁾	ADC1	SAI1_B ⁽¹⁾	TIM1_CH1 TIM1_CH2 TIM1_CH3	-
Channel 1	-	DCMI	ADC2	ADC2	SAI1_B ⁽¹⁾	SPI6_TX ⁽¹⁾	SPI6_RX ⁽¹⁾	DCMI
Channel 2	ADC3	ADC3	-	SPI5_RX ⁽¹⁾	SPI5_TX ⁽¹⁾	CRYP_OUT	CRYP_IN	HASH_IN
Channel 3	SPI1_RX	-	SPI1_RX	SPI1_TX	-	SPI1_TX	-	-
Channel 4	SPI4_RX ⁽¹⁾	SPI4_TX ⁽¹⁾	USART1_RX	SDIO	-	USART1_RX	SDIO	USART1_TX
Channel 5	-	USART6_RX	USART6_RX	SPI4_RX ⁽¹⁾	SPI4_TX ⁽¹⁾	-	USART6_TX	USART6_TX
Channel 6	TIM1_TRIG	TIM1_CH1	TIM1_CH2	TIM1_CH1	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3	-
Channel 7	-	TIM8_UP	TIM8_CH1	TIM8_CH2	TIM8_CH3	SPI5_RX ⁽¹⁾	SPI5_TX ⁽¹⁾	TIM8_CH4 TIM8_TRIG TIM8_COM

- LL_AHB1_GRP1_EnableClock (LL_AHB1_GRP1_PERIPH_DMA2);

DMA Configuration

- DMA2, Channel 4, Stream 7, data with, memory addresses and increment, the target is UART1->DR

```
LL_DMA_InitTypeDef DMA_InitStruct;
```

```
DMA_InitStruct.Channel = LL_DMA_CHANNEL_4;  
DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;  
DMA_InitStruct.FIFOMode = LL_DMA_FIFOMODE_DISABLE;  
DMA_InitStruct.MemBurst = LL_DMA_MBURST_SINGLE;  
DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t)buffer;  
DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;  
DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;  
DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;  
DMA_InitStruct.NbData = strlen(buffer);  
DMA_InitStruct.PeriphBurst = LL_DMA_PBURST_SINGLE;  
DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t)&(USART1->DR);  
DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;  
DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;  
DMA_InitStruct.Priority = LL_DMA_PRIORITY_LOW;
```

```
LL_DMA_Init (DMA2,LL_DMA_STREAM_7, &DMA_InitStruct);
```

Starting the DMA

- After configuration only a start is needed

```
LL_DMA_EnableStream (DMA2, LL_DMA_STREAM_7);
```