

# ARM Cortex core microcontrollers


## 3. Cortex-M0, M4, M7

Scherer Balázs




Méréstechnika és  
Információs Rendszerek  
Tanszék

# ARM Cortex-M cores



- M0, M0+: Ultra low power
  - Very simple
  - 85  $\mu\text{W}/\text{MHz}$
- M1: design for FPGA
- M3: General purpose microcontroller
- M4: DSP instructions
- M7: more faster than M4, superscalar, cache


# Trends of 32-bit microcontrollers 2003-2024




# ARM Cortex-M0

# A Cortex-M0 core


- 32-bit core, 2 stage pipeline
- Neumann architecture
  - Very simple
- ARMv6-M architecture
  - 16-bit Thumb instruction set extended with some Thumb-2 instructions




# ARM7, Cortex-M3, M0 comparison: bus systems



ARM7TDMI



Cortex-M3



Cortex-M0

# Registers

- Similar to other ARM Cortex cores
  - R0 – R3: C subroutine parameters
  - R0 ( R1 ) return values
  - R4 – R11 local register variables
  - R12 Intra-Procedure-call
  - R13 Stack Pointer
  - R14 Link Register
  - R15 Program Counter





# Memory map


- Compatible with M3

Core Memory Mapped Register Space, i.e. NVIC (XN)	Device 511MB	0xE010 0000
	Private Peripheral Bus	0xE000 0000
External Peripherals (XN)	External Device 1GB	0xA000 0000
External Memory	External RAM 1GB	0x6000 0000
External Peripherals (XN)	Peripheral 500MB	0x4000 0000
Data Memory (code can also be placed here)	SRAM 500MB	0x2000 0000
Executable region for program code and data (vector table is fixed at address 0x0000 0000)	Code 500MB	0x0000 0000



# Operation modes


- Same as M3
  - Handler and Thread mode




# Instruction set

## ■ Thumb-2


- The modernization of the old Thumb instruction set. Reduced number of instructions 56 pieces. Granted execution speed.
- The instruction set of Cortex M0 can be used by any other Cortex M core.
- 0,9 DMIPS/MHz



# Cortex-M0 and M3 instruction set comparison



# Cortex-M0 core performance





# NVIC, Nested Vector Interrupt Controller

- Very Similar to the one in Cortex M3
- Maximum 32 external vectors
- Starting Stack pointer at 0x0
- 4 priority levels

0xBF	Interrupt #31 Handler Vector
-	...
0x40	Interrupt #0 Handler Vector
0x3C	SysTick Handler Vector
0x38	PendSV Handler Vector
-	reserved
0x2C	SVCall Handler Vector
-	reserved
0x0C	HardFault Handler Vector
0x08	NMI Handler Vector
0x04	Reset Handler Vector
0x00	Initial value of MSP

# Cortex M0+


- Optimized version of Cortex M0
  - Pipeline reduced to 2 stages
  - Micro Trace Buffer possibility (simplified instruction trace)
  - Optional memory protection unit
  - Optional vector table relocation
  - On clock cycle I/O port handling
  - 13,3  $\mu\text{W}/\text{MHz}$  (M0) -> 11,2  $\mu\text{W}/\text{MHz}$  (M0+)
    - (32  $\mu\text{W}/\text{MHz}$  (M3))

# ARM Cortex-M4




# Cortex-M4

- Cortex-M4 processor
  - Thumb-2 instruction set
  - DSP and SIMD instructions
  - One clock cycle MAC ( $32 \times 32 + 64 \rightarrow 64$ )
  - Optional single precision FPU
  - Code compatible with M3
- 1,27 / 1,55 / 1,95 DMIPS/MHz
- Architecture
  - 3 phase pipeline with branch prediction
  - 3x AHB-Lite Bus Interface
- Power safe modes
  - Deep Sleep Mode, Wakeup IT
  - Power down options for the FPU
- NVIC (1-240 IT and priority)
- Memory Protection Unit
- Debug & Trace




# Cortex-M4 instruction set



# SIMD (Single Instruction Multiple Data)

- Performing the same operations to many variable in one cycle
- Using compressed 16-bit variables

$$Sum = Sum + (A \times C) + (B \times D)$$





# One clock cycle MAC instructions

OPERATION	INSTRUCTION	CYCLES
$16 \times 16 = 32$	SMULBB, SMULBT, SMULTB, SMULTT	1
$16 \times 16 + 32 = 32$	SMLABB, SMLABT, SMLATB, SMLATT	1
$16 \times 16 + 64 = 64$	SMLALBB, SMLALBT, SMLALTB, SMLALTT	1
$16 \times 32 = 32$	SMULWB, SMULWT	1
$(16 \times 32) + 32 = 32$	SMLAWB, SMLAWT	1
$(16 \times 16) \pm (16 \times 16) = 32$	SMUAD, SMUADX, SMUSD, SMUSDX	1
$(16 \times 16) \pm (16 \times 16) + 32 = 32$	SMLAD, SMLADX, SMLSD, SMLSDX	1
$(16 \times 16) \pm (16 \times 16) + 64 = 64$	SMLALD, SMLALDX, SMLSLD, SMLSLDX	1
<hr/>		
$32 \times 32 = 32$	MUL	1
$32 \pm (32 \times 32) = 32$	MLA, MLS	1
$32 \times 32 = 64$	SMULL, UMULL	1
$(32 \times 32) + 64 = 64$	SMLAL, UMLAL	1
$(32 \times 32) + 32 + 32 = 64$	UMAAL	1
<hr/>		
$32 \pm (32 \times 32) = 32$ (upper)	SMMLA, SMMLAR, SMMLS, SMMLSR	1
$(32 \times 32) = 32$ (upper)	SMMUL, SMMULR	1

# Cortex-M4 instruction set


CLASS	INSTRUCTION	Cycle counts			
		ARM9E-S	CORTEX-M3	Cortex-M4	
Arithmetic	ALU operation (not PC)	1 - 2	1	1	
	ALU operation to PC	3 - 4	3	3	
	CLZ	1	1	1	
	QADD, QDADD, QSUB, QDSUB	1 - 2	n/a	1	
	QADD8, QADD16, QSUB8, QSUB16	n/a	n/a	1	
	QDADD, QDSUB	n/a	n/a	1	
	QASX, QSAX, SASX, SSAX	n/a	n/a	1	
	SHASX, SHSAX, UHASX, UHSAX	n/a	n/a	1	
	SADD8, SADD16, SSUB8, SSUB16	n/a	n/a	1	
	SHADD8, SHADD16, SHSUB8, SHSUB16	n/a	n/a	1	
	UQADD8, UQADD16, UQSUB8, UQSUB16	n/a	n/a	1	
	UHADD8, UHADD16, UHSUB8, UHSUB16	n/a	n/a	1	
	UADD8, UADD16, USUB8, USUB16	n/a	n/a	1	
	UQASX, UQSAX, USAX, UASX	n/a	n/a	1	
	UXTAB, UXTAB16, UXTAH	n/a	n/a	1	
	USAD8, USADA8	n/a	n/a	1	
	Multiplication	MUL, MLA	2 - 3	1 - 2	1
		MULS, MLAS	4	1 - 2	1
		SMULL, UMULL, SMLAL, UMLAL	3 - 4	5 - 7	1
		SMULBB, SMULBT, SMULTB, SMULTT	1 - 2	n/a	1
SMLABB, SMLBT, SMLATB, SMLATT		1 - 2	n/a	1	
SMULWB, SMULWT, SMLAWB, SMLAWT		1 - 2	n/a	1	
SMLALBB, SMLALBT, SMLALTB, SMLALTT		2 - 3	n/a	1	
SMLAD, SMLADX, SMLALD, SMLALDX		n/a	n/a	1	
SMLSD, SMLSDX		n/a	n/a	1	
SMLSLD, SMLSLD		n/a	n/a	1	
SMMLA, SMMLAR, SMMLS, SMMLSR		n/a	n/a	1	
SMMUL, SMMULR		n/a	n/a	1	
SMUAD, SMUADX, SMUSD, SMUSDX		n/a	n/a	1	
UMAAL		n/a	n/a	1	
Division		SDIV, UDIV	n/a	2 - 12	2 - 12

Single cycle MAC

# Cortex-M4 FIR filter

- Using a DSP with assembly code: 1 cycle
- Cortex-M4 standard C code: 12 cycle
- Optimized C code: 6 cycle
- Assembly using SIMD instructions to 16-bit variables: 2-3 cycles
- Optimized assembly code 1,5-2 cycle
- Nearly the same performance as a DSP.

# Cortex-M3, M4 comparison: 16-bit arithmetic





# Floating point unit

- IEEE 754 standard based
- Capabilities:

OPERATION	CYCLE COUNT
Add/Subtract	1
Divide	14
Multiply	1
Multiply Accumulate (MAC)	3
Fused MAC	3
Square Root	14


# DSP Library support

- CMSIS DSP library
  - Basic mathematic operations: vector operations
  - Trigonometrical operations: sin, cos, sqrt stb.
  - Interpolation: linear, bilinear
  - Complex math:
    - Statistics: max, min, RMS etc.
    - Filtering: IIR, FIR, LMS etc.
    - Transformations: FFT
    - Matrix operations
    - PID controller


# ARM Cortex-M7

# Cortex-M7

- ARMv7-M architecture
- Built-in Floating point unit
- 6 stage pipeline
  - superscalar
  - branch prediction
- 2,14 – 3,23 DMIPS/MHz
- 0 – 64 kB 2 way instruction cache
- 0 – 64kB 4 way data cache
- 8 or 16 region MPU
- ECC Error correcting code
- Lock-step possibility




# M7 instruction set






# M7 pipeline

- 6 stage superscalar pipeline
  - Two shifter, ALU
  - One MAC
  - One floating point pipe



# Tightly-coupled memory (TCM)


- Small latency memory, used for predictable, and real-time critical code. Do not have the unpredictability like the cache.
- 16 Mbyte both for instruction and data (instruction 64-bit bus, data 2x32-bit bus).





# Performance of Cortex M7

Highest core performance  
combined with the efficiency of Cortex-M




# DSP functionality

- Comparing to M4
- CMSIS library support




# Microcontrollers on the market

# ST lines



## STM32 MCUs


### 32-bit Arm® Cortex®-M



★ High Performance	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32F2</b></div> 398 CoreMark 120 MHz Cortex-M3	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32F4</b></div> 608 CoreMark 180 MHz Cortex-M4	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32H5</b></div> Up to 1023 CoreMark 250 MHz Cortex-M33	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32F7</b></div> 1082 CoreMark 216 MHz Cortex-M7	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32H7</b></div> Up to 3224 CoreMark Up to 550 MHz Cortex-M7 240 MHz Cortex-M4	
» Mainstream	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32C0</b></div> 114 CoreMark 48 MHz Cortex-M0+	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32F0</b></div> 106 CoreMark 48 MHz Cortex-M0	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32F1</b></div> 177 CoreMark 72 MHz Cortex-M3	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32G0</b></div> 142 CoreMark 64 MHz Cortex-M0+	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32G4</b> ●</div> 569 CoreMark 170 MHz Cortex-M4	● Optimized for mixed-signal applications
🔋 Ultra-low-power	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32L0</b></div> 75 CoreMark 32 MHz Cortex-M0+	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32L4</b></div> 273 CoreMark 80 MHz Cortex-M4	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32L5</b></div> 443 CoreMark 110 MHz Cortex-M33	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32L4+</b></div> 409 CoreMark 120 MHz Cortex-M4	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32U5</b></div> 651 CoreMark 160 MHz Cortex-M33	
📶 Wireless	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32WL</b></div> 162 CoreMark 48 MHz Cortex-M4 48 MHz Cortex-M0+	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32WB0</b></div> 64 MHz Cortex-M0+	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32WB</b> ●</div> 216 CoreMark 64 MHz Cortex-M4 32 MHz Cortex-M0+	<div style="background-color: #ffff00; padding: 2px; margin-bottom: 5px;"><b>STM32WBA</b></div> 407 CoreMark 100 MHz Cortex-M33	● Cortex-M0+ Radio co-processor	


# NXP lines

## LPC portfolio overview



# New Cortex M cores

# Migration plan for new cores






# ARMv8M architecture features


- Stack limit registers
  - Hardware checking for stack overflow
- Synchronization support
  - LOAD Exclusive
  - STORE Exclusive
- No bit-band
- Trust Zone
  - Barrier between secure code parts, and non secure code parts

# ARMv8M instruction set




# Trust Zone

- Separation of memory into Secure and non-Secure, more advanced separation than Memory Protection Unit
- Separate banked stack pointers for secure mode
- Separate secure, non secure IT table options




# Typical usage of Trust Zone

- Anything that can be put into Trusted territory that is not allowed to be changed or read by the user code
  - Licensed software stack
  - Encryption keys and algorithms




# Trust Zone



# Cortex-M23


- ARMv8-M baseline architecture
- Stronger instructions than M0+
- 2 stage pipeline
- 0.98 DMIPS/MHz (M0+ 0.95)
- 2.64 CoreMark/MHz (M0+ 2.46)





# Cortex-M33

- ARMv8-M architecture
- Built in floating-point support
- SIMD instructions
- 3 stage pipeline
- Memory protection
  - Security Arbitration Unit
  - 2 Memory protection units




# Cortex-M33 vs M4

- Improved functionality
- Main difference is the TrustZone

Cortex®-M4	Cortex®-M33
ETM	TrustZone®
NVIC, 240 IRQs	Stack limit checking
MPU (PMSAv7)	Enhanced debug
AHB lite	Coprocessor I/F
FPU	ETM/MTB
SIMD/DSP	NVIC, 480 IRQs
WIC/SMD	MPU (PMSAv8)
Serial Wire/JTAG	AHB5
ARM V7-M	FPU
	SIMD/DSP
	WIC/SMD
	Serial Wire/JTAG
	ARM V8-M Mainline




 New/enhanced



# Cortex-M55

- ARMv8.1-M mainline architecture
- 4 element pipeline
- Much more powerful floating point unit
- Helium extension for floating point vector operations
  - MI support
  - Edge support
- Instruction and data cache
- 1.6 DMIPS/MHz (1.25 DMIPS/MHz M4)



# Cortex-M85

- ARMv8.1-M architecture
- 7-element pipeline
- 64-bit main bus system
- 32-bit SIMD instructions
- Helium extension for floating point vector operations
  - MI support
  - Edge support
- 3.13 DMIPS/MHz (2.14 M7)

