Formal Modelling and Verification

Design and Integration of Embedded Systems

István Majzik



Budapest University of Technology and Economics Department of Measurement and Information Systems

© BME-MIT



The role of formal verification







© BME-MIT

Example software lifecycle (V-model)





© BME-MIT



3

Techniques and measures in standards

Table A.2 – Software design and development: software architecture design (see 7.4.3)

	10 10 10 10 10 10 10 10 10 10 10 10 10 1	OILI	SILZ	SILO	SIL4
Fault detection and diagnosis	C.3.1		R	HR	HR
Error detecting and correcting codes	C.3.2	R	R	R	HR
Failure assertion programming	C.3.3	R	R	R	HR
Safety bag techniques	C.3.4	***	R	R	R
Diverse programming	C.3.5	R	R	R	HR
Recovery block	C.3.6	R	R	R	R
Backward recovery	C.3.7	R	R	R	R
Forward recovery	C.3.8	R	R	R	R
Re-try fault recovery mechanisms	C.3.9	R	R	R	HR
Memorising executed cases	C.3.10		R	R	HR
Graceful degradation	C.3.11	R	R	HR	HR
Artificial intelligence - fault correction	C.3.12		NR	NR	NR
Dynamic reconfiguration	C.3.13		NR	NR	NR
Structured methods including for example, JSD, MASCOT, SADT and Yourdon.	C.2.1	HR	HR	HR	HR
Semi-formal methods	Table B 7	R	R	HR	HR
Formal methods including for example, CCS, CSP, HOL, LOTOS, OBJ, temporal logic, VDM and Z	C.2.4		R	R	HR
Computer-aided specification tools	D.2.4	Ħ	н	HR	ня
E – The measures in this table concerning fault tolerance irements for architecture and control of failures for th 61508-2.	e (control of ne hardwar	failures) s e of the	should be oprogramma	considered able electi	with the ronics in
	Fault detection and diagnosis Error detecting and correcting codes Failure assertion programming Safety bag techniques Diverse programming Recovery block Backward recovery Forward recovery Re-try fault recovery mechanisms Memorising executed cases Graceful degradation Artificial intelligence - fault correction Dynamic reconfiguration Structured methods including for example, JSD, MASCOT, SADT and Yourdon. Semi-formal methods Formal methods Formal methods including for example, CCS, CSP, HOL, LOTOS, OBJ, temporal logic, VDM and Z Computer-aided specification tools E – The measures in this table concerning fault tolerance irements for architecture and control of failures for th 61508-2.	Fault detection and diagnosisC.3.1Error detecting and correcting codesC.3.2Failure assertion programmingC.3.3Safety bag techniquesC.3.4Diverse programmingC.3.5Recovery blockC.3.6Backward recoveryC.3.7Forward recoveryC.3.8Re-try fault recovery mechanismsC.3.10Graceful degradationC.3.11Artificial intelligence - fault correctionC.3.12Dynamic reconfigurationC.3.13Structured methods including for example, JSD, MASCOT, SADT and Yourdon.C.2.1Semi-formal methodsTable B.7Formal methods including for example, CCS, CSP, HOL, LOTOS, OBJ, temporal logic, VDM and ZC.2.4Computer-aldeo specification toolsB.2.4E - The measures in this table concerning fault tolerance (control of frements for architecture and control of failures for the hardwar 61508-2.	Fault detection and diagnosisC.3.1Error detecting and correcting codesC.3.2RFailure assertion programmingC.3.3RSafety bag techniquesC.3.4Diverse programmingC.3.5RRecovery blockC.3.6RBackward recoveryC.3.7RForward recoveryC.3.8RRe-try fault recovery mechanismsC.3.9RMemorising executed casesC.3.10Graceful degradationC.3.11RArtificial intelligence - fault correctionC.3.13Dynamic reconfigurationC.3.13Structured methods including for example, JSD, MASCOT, SADT and Yourdon.C.2.1HRBeriformal methodsTable RRFormal methods including for example, CCS, CSP, HOL, LOTOS, OBJ, temporal logic, VDM and ZC.2.4Computer-added specification toolsD.2.4HE - The measures in this table concerning fault tolerance (control of failures) s irements for architecture and control of failures for the hardware of the 61508-2	Fault detection and diagnosisC.3.1RError detecting and correcting codesC.3.2RRError detecting and correcting codesC.3.3RRFailure assertion programmingC.3.3RRSafety bag techniquesC.3.4RDiverse programmingC.3.5RRRecovery blockC.3.6RRBackward recoveryC.3.7RRForward recoveryC.3.8RRRe-try fault recovery mechanismsC.3.9RRMemorising executed casesC.3.10RGraceful degradationC.3.11RRArtificial intelligence - fault correctionC.3.13NRDynamic reconfigurationC.3.13NRStructured methods including for example, JSD, MASCOT, SADT and Yourdon.C.2.1HRHRCOTOS, OBJ, temporal logic, VDM and ZC.2.4RCompater-ated specification toolsB.2.4HHE – The measures in this table concerning fault tolerance (control of failures) should be of the programme 61508-2.Shoult of the programme 61508-2.	Fault detection and diagnosisC.3.1RHRError detecting and correcting codesC.3.2RRRFailure assertion programmingC.3.3RRRSafety bag techniquesC.3.4RRDiverse programmingC.3.5RRRRecovery blockC.3.6RRRBackward recoveryC.3.7RRRForward recoveryC.3.8RRRForward recoveryC.3.8RRRRe-try fault recovery mechanismsC.3.10RGraceful degradationC.3.11RRHRArtificial intelligence - fault correctionC.3.12NRNRDynamic reconfigurationC.3.13NRNRNRStructured methods including for example, JSD, LOTOS, OBJ, temporal logic, VDM and ZC.2.4RRComputer-atided specification toolsB.2.4RRHRE – The measures in this table concerning fault tolerance (control of failures) should be considered information for architecture and control of failures for the hardware of the programmable electron information i

 IEC 61508: Functional safety in electrical / electronic / programmable electronic safety-related systems

Example:
 Software
 architecture
 design

Goals of formal modeling and verification





Modeling with timed automata





© BME-MIT

Goals of formal modeling and verification

- Modeling with timed automata
- Timed automata can also be derived from higherlevel models (e.g., from UML state machines)





Automata and variables

- Goal: Modeling event driven, state based behavior
- Basic formalism: Finite state machine (FSM)
 - Control locations (with names), as part of the state of the FSM
 - Transitions among control locations
- Extension: Using integer variables
 - Modelling computations with integer arithmetic
 - Types and ranges of potential values can be specified
 - Constants can be defined
- Using integer variables on transitions
 - Guard: Conditions on variables
 (guard shall be true in order to enable the transition)
 - Action: Assignments to the variables



Example: Automaton with variables

Declarations:

bool blocked0 = false; bool blocked1 = false; int turn = 0;

Pseudo-code and model of an automaton:



Extensions using clock variables

- Goal: Modelling time dependent behavior
 - Time passes in given states of the component
 - Relative time measurement by resetting and reading timers; behavior depends on timer value (e.g., timeout)
- Model extension: Clock variables
 - Represent timers
 - Automatically measure time elapse by a uniform constant rate
- Using clock variables on transitions:
 - Guard: Condition over clock variables and constants
 - Action: Resetting selected clock variables (independently)
- Use of clock variables in control locations:

 Location invariant (state invariant): Condition over clock variables, being in a location is valid until its invariant holds



Timed automata (in the UPPAAL tool)

Example: Revolving door





© BME-MIT

Role of state invariants and guards



The value of clock x is in the range [4, 8] when leaving the location open



Extensions for modeling distributed systems

- Goal: Modeling networks of interacting timed automata
 - Interaction: Simultaneous execution of transitions in different automata
 - Represents synchronous communication (rendezvous)
 - Sending and receiving of a message occurs at the same time
 - This primitive can also be used to model asynchronous communication
- Model extension: Synchronized actions
 - Channels for message exchange (synchronous channels)
 - Message sending action: ! operator on the channel
 Message receiving action: ? operator on the channel
 - E.g., on the channel a the actions are a! and a?
- Parameterization
 - Arrays of channels (indexed)
 - E.g., a[id] is a channel indexed by the value of variable id
 - Useful in case of several participants and interactions





© BME-MIT

Example: Modeling an interaction (pushing a button)





© BME-MIT

Further extensions

Broadcast channel

- Single sender (able to send without receiver)
- Several receivers (all synchronized that are ready for synchronization)
- Urgent channel: prohibit time delay
 - The synchronization is executed without delay (instant transitions are possible before it)
- Urgent state: prohibit time delay
 - Time is not allowed to progress in the state
- Committed state: Atomic state transitions
 - Before executing the outgoing transition, execution of a transition of another automaton is not allowed: the incoming and the outgoing transitions are executed in an atomic operation





Example: Modeling the transfer of messages

Message sequence:

Structure of the model:





Example: Automata models





© BME-MIT

Example: Design of real protocols





© BME-MIT

Example: Design of real protocols



The UPPAAL tool set

- Development (1999-):
 - Uppsala University, Sweden
 - Aalborg University, Denmark
- Web page (information, downloading, examples): <u>http://www.uppaal.org/</u>
- Related tools:
 - UPPAAL CoVer: Test generation
 - UPPAAL TRON: On-line testing
 - UPPAAL PORT: Designing component based systems

0...

Commercial version:

http://www.uppaal.com/





Automaton model

MÚEGYETEM 1782



Simulator

Formalizing requirements with temporal logics





© BME-MIT

Goals of formal modeling and verification





What are the formalized properties?

An example to illustrate the properties to be formalized:

- The operating modes of an air-conditioner:
 - Switched-off, switched-on, faulty, light cooling, strong cooling, heating, ventilating
- Requirements for the air-conditioner:
 - After switched-on, it shall start ventilating
 - Strong cooling is allowed only after light cooling
 - Heating shall be followed by ventilating
 - The faulty air-conditioner shall not perform heating

0 ...



State based properties

- Local: Properties to be evaluated in a given state
 - Evaluation is possible using the current values of the state variables (and clock variables)
 - Example: "In the initial state ventilating shall be provided"
- Reachability: Properties to be evaluated on a sequence (trace) of states
 - Evaluation is possible on the state space of the system
 - Example: "Heating shall be followed by ventilating"
 - Typical categories of reachability properties:
 - "Safety" of the system
 - "Liveness" of the system

Safety and liveness properties

- Safety properties: Specify that each state shall be safe, i.e., "something bad shall never happen"
 - o "In each state the pressure shall be lower than the critical value."
 - "In each operating state the door shall be closed."
 - "There is no deadlock in the protocol."
 - Invariant properties (i.e., for each state)
- Liveness properties: Specify that a desired state is reachable, i.e., "something good will happen"
 - "After switch-on, the press shall eventually produce the plate."
 - "After sending a request the reply shall be received"
 - "The process shall compute the required result"
 - Existential properties (i.e., for the desired state)



Language to formalize reachability properties

- Reachable states are considered in logic time:
 - The present: The current state
 - The next time point: The subsequent state(s)
- Temporal operators (referring to logic time) are defined to express the reachability properties
 - Typical temporal operators: "always", "eventually", "before", "until", "after", ...
 - Temporal logic: Formal language to express propositions qualified in terms of logic time



Temporal logics

Linear time:

The subsequent states form a linear sequence: each state has only one successor

 \rightarrow logic time forms a linear timeline



 Branching time: The subsequent states form a tree structure: each state may have multiple successors → logic time forms branching t



 \rightarrow logic time forms branching timelines



The computational tree



34

Quantifying paths and characterizing states

- Operators that quantify the paths starting from a given state:
 - A: for all paths from the given state
 - E: for at least one (existing) path from the given state
- Operators that characterize states along a given path:
 - \circ F: for a state eventually along the path ("future")
 - \circ G: for all states along the path ("globally")
 - X: for the next state of the path ("next")
 - \circ U: for states until reaching a specified state ("until")
 - E.g., Yellow U Red means that states shall be labeled with Yellow until reaching a state labeled with Red







The Computational Tree Logic (CTL)

- Composite operators are formed
 - First quantifying paths using operators A, E; then characterizing states along the path by operators F, G, X, U
 - Composite operators:
 - For all paths: AF, AG, AX, A(. U .)
 - For at least one path: EF, EG, EX, E(. U .)
 - Examples:
 - EF Red: There shall exist a path where a state with Red is reached
 - AG Green: For all paths, all states shall be labeled with Green
 - E(Yellow U Red): For at least one path, states shall be labeled with Yellow until a state with label Red is reached
- UPPAAL: Restricted version of CTL is used

• AF, AG, EF, EG operators at the beginning of the formula



Summary of temporal operators in UPPAAL

Operator	Informal semantics	UPPAAL notation
AG φ	For all paths,	Α[] φ
	for all states ϕ	
AF φ	For all paths,	Α<>φ
	for a state eventually ϕ	
EG φ	For at least one path,	Ε[] φ
	for all states ϕ	
EF φ	For at least one path,	E<> φ
	for a state eventually ϕ	
AG(φ => AF ψ)	After <mark>φ</mark> always ψ	φ> ψ
	There is no deadlock	AG not deadlock

 ϕ and ψ are Boolean expressions on clocks, variables and location names



Composite operators for all paths



AG φ : For all paths, for all states φ is true

AF φ: For all paths, for a state eventually φ becomes true



Composite operators for at least one path





EG ϕ : There is at least one path, where for all states ϕ is true

EF ϕ : There is at least one path, where eventually ϕ becomes true

- Is there a relation between AG and EF?
- Is there a relation between AF and EG?

Conditional reachability



- AG(φ => AF ψ) = φ --> ψ
 For all paths, for all states: if φ is true then it implies that on all paths eventually a state occurs in which ψ becomes true
- Reachability with a timing condition: φ --> (ψ and x <= t) where x is a clock variable that is reset when φ becomes true

Examples: formalizing properties using temporal logic

Let us consider an air-conditioner

- States are characterized using the following local properties: {Switched-off, Switched-on, Faulty, Cooling, Heating, Ventilating}
- To formalize requirements:
- The local properties can be used in the requirements
- In a state several local properties may hold
- The reachability properties are defined considering behaviour from the initial state of the system
- The behaviour of the air-conditioner may not be known when the properties are formalized



Examples: formalizing properties using temporal logic

States of the air-conditioner are characterized using propositions: {Switched-off, Switched-on, Faulty, Cooling, Heating, Ventilating}

Examples for formalized properties:

The air-conditioner shall not perform cooling and heating at the same time:

AG (\neg (Cooling \land Heating))

- The ventilating mode shall eventually be turned on: AF (Ventilating)
- The air-conditioner can be operated (being switched on) in such a way that it does not perform cooling:

EG (Switched-on \land (\neg Cooling))

If the air-conditioner is faulty then it shall eventually be switched off:

AG(Faulty => AF (Switched-off)) or Faulty --> Switched-off



Model checking





The UPPAAL model checker

- Properties can be formalized using temporal logic
 Overification of the properties is automated
- Verification is performed by an exhaustive exploration of the state space of the model
 - Breadth-first, or depth-first search can be configured
- Diagnostic trace can be generated
 - Counter-example (for safety properties) or witness (for liveness properties)
 - Shortest, fastest, or some (any) diagnostic trace can be configured
 - The diagnostic trace can be loaded into the simulator to investigate and debug the behaviour



The UPPAAL model checker

🖳 F:/FTapps/Uppaal/demo/train-gate.xml - UPPAAL	
<u>File Edit View Tools Options Help</u>	
Editor Simulator Verifier	
Overview	
E⇔ Gate.Occ	
E⇔ Train(0).Cross	
E<> Train(1).Cross	Insert
E<> Train(0).Cross and Train(1).Stop	Remove
E<> Train(0).Cross and (forall (i : id_t) i != 0 imply Train(i).Stop)	Comments
Query	
E<> Train(0).Cross	
Comment	
Train O can reach crossing.	
Status	
Established direct connection to local server. (Academic) UPPAAL version 4.0.7 (rev. 4140), November 2008 server. Disconnected. Established direct connection to local server. (Academic) UPPAAL version 4.0.7 (rev. 4140), November 2008 server. E<> Train(0).Cross Property is satisfied.	



Counter-example in the simulator



© BME-MIT

1782

MÚEGYETEM

A case study



© BME-MIT

47

An engineering task

- Let us consider a concurrent (multi-process) system
- At most one process is allowed to access a shared resource at a time: mutual exclusion is required
 - Example: Use of communication channel as resource
 - Access to resource: "Critical sections" in the programs; at most one process is allowed to be in critical section
 - The platform (OS, framework) does not give support: no semaphore, no monitor, etc.
 - Only shared variables can be used (atomic reading/writing)
- How to do it?
 - Classical solutions (Peterson, Lamport, Fischer etc.)
 - Custom algorithm



A solution for the mutual exclusion problem

- 2 processes, 3 shared variables (H. Hyman, 1966)
 - o **blocked0**: The first process (P0) wants to enter the critical section
 - o **blocked1**: The second process (P1) wants to enter the critical section
 - turn: Which process will enter (P0 in case of 0, P1 in case of 1)



Is this algorithm correct?



© BME-MIT

Properties to be verified

- Mutual exclusion:
 - At most one process can be in the critical section (it shall never happen that two processes are there)
- It is possible to enter the critical section:
 - PO is able to enter the critical section
 - P1 is able to enter the critical section
- There is no starvation:
 - PO will eventually enter the critical section on all paths
 - P1 will eventually enter the critical section on all paths
- Freedom from deadlock:
 - The two processes shall not stop executing



The model in UPPAAL (first version)

Declarations:

- bool blocked0; bool blocked1;
- int[0,1] turn=0;
- system P0, P1;

The PO automata:

Modeling techniques used:

- Global declaration of shared variables
- Limiting the range of variables





The model in UPPAAL (second version)

Declarations:

int[0,1] blocked[2]; int[0,1] turn; P0 = P(0); P1 = P(1); system P0,P1;

Init blocked[pid]:=false blocked[pid]:=true Check turn My turn turn := pid turn==pid turn != pid blocked[1-pid]==false blocked[1-pid]==true Check blocked Wait blocked © BME-MIT

Modeling techniques used:

- Global declaration of shared variables
- Limiting the range of variables
- The processes are instantiated using the same template
- Instantiation with parameters (here: pid)
- Using arrays for variables (here: blocked)



53

The P template with pid parameter:

Formalizing properties in UPPAAL

- Mutual exclusion:
 - Only one process may enter the critical section at the same time:
 A[] not (P0.cs and P1.cs)
- Freedom from deadlock:
 - The two processes shall not stop executing: A[] not deadlock
- It is possible to enter the critical section:
 - P0 is able to enter the critical section: E<>(P0.cs)
 - P1 is able to enter the critical section: E<>(P1.cs)
- There is no starvation:
 - P0 will eventually enter the critical section on all paths: A<>(P0.cs)
 - P0 will eventually enter the critical section on all paths: A<>(P1.cs)



Verifying the properties in UPPAAL

- There is no deadlock
- It is possible to enter the critical section
 - Each process is able to enter the critical section
- The mutual exclusion property is not satisfied!
 - The model checker produces a diagnostic trace (counter-example): There is a specific interleaved behavior in which both processes are in the critical section at the same time
 - \circ The counter-example can be investigated in the simulator

 Starvation cannot be checked without modelling timedependent behavior

- Trivial counter-examples may include "waiting forever" in any state
- Modifying the model: Urgent states (if valid)
- \circ Here: there is still a cyclic behavior that results in starvation



Correction of the mutual exclusion

New algorithm by Peterson

 For process P0 (for P1 it is similar):

Hyman:

```
while (true) {
    blocked0 = true;
    while (turn!=0) {
        while (blocked1==true) {
            skip;
        }
        turn=0;
    }
    // Critical section
    blocked0 = false;
    // Do other things
}
```

Peterson:

```
while (true) {
    blocked0 = true;
    turn=1;
    while (blocked1==true &&
        turn!=0) {
            skip;
    }
```

// Critical section
blocked0 = false;
// Do other things



}

Summary: Properties of model checking

Advantages:

- It offers a complete exploration of the state space of the model
- It is possible to check huge state spaces (using compact representation)
 - 10²⁰, or even 10¹⁰⁰ states can be checked automatically (in specific cases)
- There are fully automated tools, there is no need to perform manual adjustment, mathematical operations, or heuristics
- Diagnostic trace is generated, which supports debugging and correction

Problems:

- Scalability is limited (state space must fit into memory)
- Effective for control-oriented models
 - Complex data structures result in huge state space
- It is not easy to generalize the results
 - If a protocol is correct for 2 processes, is it correct for N processes as well?
- The formalization of properties is difficult
 - There are different "temporal logic languages"

